



St. JOSEPH'S DEGREE COLLEGE  
Sunkesula Road, Kurnool – 518 004 A.P.  
(Affiliated to Rayalaseema University, Kurnool)

**Workshop**  
on  
**“Digital Logic Design”**

**By**

**Mr.K.Subash Chandra Naidu**M.Sc, B.Ed  
Lecturer  
Department of Electronics, St. Joseph's  
Degree College, KURNOOL.

**Academic Year 2023-2024**

**Faculty Attended**

Computer science department  
Faculty members of various degree colleges  
Rayalaseema University, Kurnool

**Course Co-ordinators:**

**Mr. K. Amarnath      Mr. A.Viswanatha Rao**

# CIRCULAR

05-02-2024,  
Kurnool.

Computer Science Department, St. Joseph's Degree College planning to organize a 2-Day workshop on "**Digital Logic Design**" by Mr. Subash Chandra Naidu, Lecturer, Department of Electronics, St. Joseph's Degree College. Kurnool.

(S Latha Rani)  
Head, Computer Science Department.

**St. Joseph's Degree College**  
Sunkesula Road, Kurnool.  
Department of Computer Science

**Resource Person**  
Mr. B.T. Subhash Chandra Naidu  
M.Sc., B.Ed.

**Organization Committee**  
Mr. K. Amarnath, Lecturer.  
Mr. A. Viswanatha Rao, Lecturer.  
Mrs. N. Rajini Kiranmai, Lecturer.  
Mrs. K. Chaitanya Lakshmi, Lecturer.

**Welcome To Workshop on Digital Logic Design**

**Date: 10<sup>th</sup> and 11<sup>th</sup> Feb - 2023**

**Chief Patron**  
Ms. Y. Showrilu Reddy, Administrative Head.

**Patron**  
Dr. K. Shantha, Principal.  
Dr. C.V. Satyanarayana, Vice-Principal.

**Co-Patron**  
Mrs. S. Latha Rani, HOD

**St. Joseph's Degree College**  
Sunkesula Road, Kurnool

**A Workshop on Digital Logic Design**  
on 10<sup>th</sup> and 11<sup>th</sup> February, 2024

**RESOURCE PERSON**

  
Mr. B. T. SUBHASHCHANDRA NAIDU  
M.Sc., B.Ed.

**OUTCOMES**

- Understand various types of number systems and their conversions.
- Simplify the Boolean expressions and apply the Boolean theorems through logical gates
- Design and implement variety of logical devices using combinational circuits concepts.
- Demonstrate and compare the construction of programmable logic devices and different types of ROM
- Analyse sequential circuits like Registers and Counters using flip-flops

**NO REGISTRATION FEE**

**Who Can Attend:**  
All the Computer Science faculty members of Degree Colleges, Rayalaseema University, Kurnool

**Note:**  
E-Certificate will be issued to all the participants

**Venue**  
Building II, Lab- I, First Floor,  
St. Joseph's Degree College,  
Sunkesula Road, Kurnool

**Timings**  
Morning Session : 09:00 am to 01.00 pm  
Afternoon Session : 02:00 am to 05.00 pm

**Chief Patron**  
Ms. Y. Showrilu Reddy, Administrative Head

**Patron**  
Dr. K. Shantha, Principal  
Dr. C.V. Satyanarayana, Vice Principal

**Co Patron**  
Mrs. S. Latharani, HOD

**Organizing Committee**  
Mr. Mr. K. Amarnath, Lecturer  
Mr. A. Viswanatha Rao, Lecturer  
Mrs. N. Rajini Kiranmai, Lecturer  
Mr. K. Chaitanya Lakshmi, Lecturer

**For any queries please contact**  
Mr. P. Harikrishna Reddy - 8341830196  
Mr. A. Viswanatha Rao - 8008665028

## 2-Days Work Shop on Digital Logic Design

Work shop is a powerful peer assessment activity to discuss and perform practical work in a subject or an activity. It is structured and interactive session designed to create an environment for meaningful work and to guide a group through a process that will lead to great outcomes.

Computer Science Department organized a 2-Day workshop on Digital Logic Design in order to enhance, engage the faculty to foster their ability in DLD.

Mr. K.Subash Chandra Naidu, Lecturer, Kurnool was the right person to do so. The main objective of the workshop is to learn DLD practically using electronic equipment as DLD got introduced in curriculum for this academic year.

Dates: 10<sup>th</sup>,11<sup>th</sup> Feb 2024.

Time: 9am – 5pm.

Place: Lab2, Building 2, St.Joseph's Degree College.

Topic:Digital Logic design

Resource person: Mr. K.SubashChandra Naidu,

Designation: Lecturer, Department of Electronics, St. Joseph's Degree College. Kurnool.

### OUTCOME:

- To learn various types of number systems and their conversions.
- To simplify the Boolean expression and apply the Boolean theorems through logical gates.
- To design and implement variety of logical devices using combinational circuits concepts.
- To Demonstrate and compare the construction of programmable logic devices and different types of ROM.
- To analyze sequential circuits like Registers and counters using flip-flops.

**II Semester**  
**Course 4: Digital Logic Design**  
Credits -3

**Course Objectives**

To familiarize with the concepts of designing digital circuits.

**Course Outcomes**

Upon successful completion of the course, the students will be able to

1. Understand how to Convert numbers from one radix to another radix and perform arithmetic operations.
2. Simplify Boolean functions using Boolean algebra and k- maps
3. Design adders and subtractors circuits
4. Design combinational logic circuits such as decoders, encoders, multiplexers and demultiplexers.
5. Use flip flops to design registers and counters.

**UNIT – I**

**Number Systems:** Binary, octal, decimal, hexadecimal number systems, conversion of numbers from one radix to another radix, r's, (r-1)'s complements, signed binary numbers, addition and subtraction of unsigned and signed numbers, weighted and unweighted codes.

**UNIT – II**

**Logic Gates and Boolean Algebra:** NOT, AND, OR, universal gates, X-OR and X-NOR gates, Boolean laws and theorems, complement and dual of a logic function, canonical and standard forms, two level realization of logic functions using universal gates, minimizations of logic functions (POS and SOP) using Boolean theorems, K-map (up to four variables), don't care conditions.

**UNIT – III**

**Combinational Logic Circuits – 1:** Design of half adder, full adder, half subtractor, full subtractor, ripple adders and subtractors, ripple adder / subtractor.

**UNIT – IV**

**Combinational Logic Circuits – 2:** Design of decoders, encoders, priority encoder, multiplexers, demultiplexers, higher order decoders, demultiplexers and multiplexers, realization of Boolean functions using decoders, multiplexers.

**UNIT – V**

**Sequential Logic Circuits:** Classification of sequential circuits, latch and flip-flop, RS- latch using NAND and NOR Gates, truth tables, RS, JK, T and D flip-flops, truth and excitation tables, conversion of flip- flops, flip-flops with asynchronous inputs (preset and clear). Design of registers, shift registers, bidirectional shift registers, universal shift register, design of ripple counters, synchronous counters and variable modulus counters.

**Text Books:**

## Agenda

### OBJECTIVES:

- To familiarize with the concepts of designing digital circuits.
- To acquire the basic knowledge of digital logic levels and application of knowledge to understand digital electronics circuits.
- To prepare participants to perform the analysis and design of various digital electronic circuits.

### OUTCOME:

After this workshop, the participants would gain enough knowledge

- Have a thorough understanding of the fundamental concepts and techniques used in digital electronics.
- To understand and examine the structure of various number systems and its application in digital design.
- The ability to understand, analyze and design various combinational and sequential circuits.
- The ability to identify and prevent various hazards and timing problems in a digital design.
- To develop skill to build, and troubleshoot digital circuits.

### **Program – Day- I:**

Time	Activity	Remarks
08.45 am	Arrival of participants	
9.00 am to 9.30 am	Inviting guests on to the Dias	
	Prayer Song	
	Welcome Note and presentation of workshop program and objectives	By Mr. <b>K.Amarnath</b>
	Opening Remarks	By <b>Mrs.S.Latha Rani, HOD</b>
	Address by Vice Principal <b>Dr.C.V.Satyanarayana</b>	
	Address by Principal <b>Dr. K.Shantha</b>	
09:30 am to 11.00 am	Session – I	
11.00 am to 11.15 am	<b>Tea Break</b>	
11.15 am to 1.00 pm	Session –II	
1:00 pm to 2:00 pm	<b>Lunch Break</b>	
2.00 pm to 3:30 pm	Session –III	Demo of Practical implementation
3.30 pm to 3.45 pm	<b>Tea Break</b>	
3.45 pm to 5.00 pm	Session – IV & End of Day – I	Practical implementation by participants

### **Program – Day – II :**

Time	Activity	Remarks
------	----------	---------

09:00 am to 11.00 am	Session – I	
11.00 am to 11.15 am	<b>Tea Break</b>	
11.15 am to 1.00 pm	Session –II	Practical implementation by Participants
1:00 pm to 2:00 pm	<b>Lunch Break</b>	
2.00 pm to 4.00 pm	Valedictory & closing ceremony	

## SYLLABUS

### DAY 1 Morning Session:

- Signed binary numbers, addition and subtraction of unsigned and signed numbers.
- Weighted and unweighted codes.
- NOT, AND, OR, universal gates, X-OR and X-NOR gates.
- Boolean laws and theorems, complement and dual of a logic function.
- Canonical and standard forms.

### Afternoon Session:

#### Practicals:

- Introduction to Electronic breadboard, Integrated Circuits (Logic gates) like AND, OR NOT, XOR
- PIN configuration of logic gates. Testing of basic Logic gates.

### DAY 2: Morning Session:

- Two level realization of logic functions using universal gates.
- Minimizations of logic functions (POS and SOP) using Boolean theorems.  K-map (up to four variables).
- Don't care conditions.

### Afternoon Session:

#### Practicals:

- Design of half adder and Half subtractor

## ATTENDANCE SHEETS

St. Joseph's Degree College, Nankavala Road, Kurnool Workshop on "Digital Logic Design" 10th & 11th February, 2024				
Online Attended Participants Details				
Sno	Name of the Faculty	College	Mobile	Email id
1	Bhaskarank	VSR Govt Degree College	832961355	bhaskarankb@gmail.com
2	M Srinivas	Sri Chaitanya, Tirupati	8309827895	bhaskarankb@gmail.com
3	Dr. Anand Prasad	Government Degree College, Anantapur	4211364492	bhaskarankb@gmail.com
4	Abaya Hussain	Dr. Jallamma Degree College, Adoni	8184805847	bhaskarankb@gmail.com
5	Sreedhar Reddy	SSA Govt Degree College, Ballari	9620177901	bhaskarankb@gmail.com
6	Sreedhar Reddy	Venkat Mahila Kalyan	9963372338	bhaskarankb@gmail.com
7	P. Prasad	Kovv Degree College, Alagadda	7893382236	bhaskarankb@gmail.com
8	Dr. Anand Prasad	FRANKS ENGINEERING COLLEGE	7893374602	bhaskarankb@gmail.com
9	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
10	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
11	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
12	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
13	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
14	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
15	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
16	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
17	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
18	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
19	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
20	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
21	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
22	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
23	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
24	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com
25	S. Suresh Kumar	Sri Sai Degree College	9984063113	bhaskarankb@gmail.com

St. Joseph's Degree College, Nankavala Road, Kurnool Workshop on "Digital Logic Design"						
Attendance Sheet						
Sno	Name	College	Place	Day 1 10-Feb-2024	Day 2 11-Feb-2024	
1	P. Sai Srinivas	St. Joseph's Degree College	Kurnool	Present	Present	
2	Dr. Anand Prasad	St. Joseph's Degree College	Kurnool	Present	Present	
3	D. Mahesh Babu	Sri Nankavala Degree College	Kurnool	Present	Present	
4	S. Suresh Kumar	St. Joseph's Degree College	Kurnool	Present	Present	
5	B. Manjunath Kumar	St. Joseph's Degree College	Kurnool	Present	Present	
6	Raghavendra Kumar V	St. Joseph's Degree College	Kurnool	Present	Present	
7	A. Viswanath Reddy	St. Joseph's Degree College	Kurnool	Present	Present	
8	P. Prasad	St. Joseph's Degree College	Kurnool	Present	Present	
9	P. Prasad	St. Joseph's Degree College	Kurnool	Present	Present	
10	G. P. Prasad	St. Joseph's Degree College	Kurnool	Present	Present	
11	N. Rajendra Kumar	St. Joseph's Degree College	Kurnool	Present	Present	
12	K. Chaitanya Kumar	St. Joseph's Degree College	Kurnool	Present	Present	
13	P. Prasad	St. Joseph's Degree College	Kurnool	Present	Present	
14	D. Anand Prasad	St. Joseph's Degree College	Kurnool	Present	Present	
15	A. Mahesh Babu	St. Joseph's Degree College	Kurnool	Present	Present	
16	K. Anand Prasad	St. Joseph's Degree College	Kurnool	Present	Present	
17	S. Suresh Kumar	St. Joseph's Degree College	Kurnool	Present	Present	
18	S. Suresh Kumar	St. Joseph's Degree College	Kurnool	Present	Present	
19	S. Suresh Kumar	St. Joseph's Degree College	Kurnool	Present	Present	

Head  
Dept. of Civil Science  
St. Joseph's Degree College  
KURNOL.

Dept. of Civil Science  
St. Joseph's Degree College  
KURNOL.

## FEEDBACK

- Faculty members of Computer Science Departments, Rayalaseema University Affiliated Colleges.
- TotalNo.ofParticipantsRegistered: 43
- TotalNo.ofParticipants Attended: 43

GoogleDriveLinkforRegistrationforms:

<https://forms.gle/6ZRSwAueXQWNzgfX8>

GoogleDriveLinkforFeedback forms:

<https://forms.gle/AEoSAJucfKEya7NT8>

## GALLERY



## CERTIFICATE

